

LC²MOS 4/8 Channel High Performance Analog Multiplexers

ADG408/ADG409

FEATURES

44 V Supply Maximum Ratings V_{SS} to V_{DD} Analog Signal Range Low On Resistance (100 Ω max) Low Power ($I_{SUPPLY} < 75 \,\mu$ A) Fast Switching Break-Before-Make Switching Action Pluq-in Replacement for DG408/DG409

APPLICATIONS

Audio and Video Routing Automatic Test Equipment Data Acquisition Systems Battery Powered Systems Sample and Hold Systems Communication Systems


GENERAL DESCRIPTION

The ADG 408 and ADG 409 are monolithic CMOS analog multiplexers comprising 8 single channels and four differential channels respectively. The ADG 408 switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1 and A2. The ADG 409 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF.

The ADG 408/ADG 409 are designed on an enhanced L C^2M OS process which provides low power dissipation yet gives high switching speed and low on resistance. Each channel conducts equally well in both directions when ON and has an input signal range which extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All channels exhibit break before make switching action preventing momentary shorting when switching channels. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

The ADG408/ADG409 are improved replacements for the DG408/DG409 Analog M ultiplexers.

FUNCTIONAL BLOCK DIAGRAMS



PRODUCT HIGHLIGHTS

- Extended Signal Range
 The ADG 408/ADG 409 are fabricated on an enhanced LC²M OS process giving an increased signal range that extends to the supply rails.
- 2. Low Power Dissipation
- 3 Low Ron
- 4. Single Supply O peration For applications where the analog signal is unipolar, the ADG 408/ADG 409 can be operated from a single rail power supply. The parts are fully specified with a single +12 V power supply and will remain functional with single supplies as low as +5 V.

ADG408/ADG409- SPECIFICATIONS

DUAL SUPPLY¹ ($V_{DD} = +15 \text{ V}, V_{SS} = -15 \text{ V}, \text{GND} = 0 \text{ V}, \text{unless otherwise noted}$)

	B Version		T Version			
Parameter	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C	Units	Test Conditions/Comments
ANALOG SWIT CH Analog Signal Range R _{ON}	40 100 15	V _{SS} to V _{DD}	40 100 15	V _{SS} to V _{DD}	V Ω typ Ω max Ω max	$V_D = \pm 10 \text{ V}, I_S = -10 \text{ mA}$ $V_D = +10 \text{ V}, -10 \text{ V}$
LEAKAGE CURRENTS Source OFF Leakage I _s (OFF)	±0.5	±50	±0.5	±50	nA max	$V_D = \pm 10 \text{ V}, V_S = \mp 10 \text{ V};$ Test Circuit 2
Drain OFF Leakage I _D (OFF) ADG 408 ADG 409 Channel ON Leakage I _D , I _S (ON)	±1 ±1	$^{\pm100}_{\pm50}$	±1 ±1	$^{\pm 100}_{\pm 50}$	nA max nA max	$V_D = \pm 10 \text{ V}; V_S = \mp 10 \text{ V};$ T est C ircuit 3 $V_S = V_D = \pm 10 \text{ V};$
ADG 408 ADG 409	±1 ±1	$^{\pm 100}_{\pm 50}$	±1 ±1	$^{\pm 100}_{\pm 50}$	nA max nA max	T est Circuit 4
DIGITAL INPUTS Input High Voltage, V _{INH} Input Low Voltage, V _{INL} Input Current		2.4 0.8		2.4 0.8	V min V max	
I _{INL} or I _{INH} C _{IN} , Digital Input Capacitance	8	±10	8	±10	μΑ max pF typ	$V_{IN} = 0 \text{ or } V_{DD}$ f = 1 M H z
DYNAMIC CHARACTERISTICS ² t _{TRANSITION}		120 250		120 250	ns typ ns max	$R_L = 300 \ \Omega, \ C_L = 35 \ pF;$ $V_{S1} = \pm 10 \ V, \ V_{SS} = \mp 10 \ V;$ T est C ircuit 5
t _{open}	10	10	10	10	ns min	$R_L = 300 \Omega, C_L = 35 pF;$
t _{ON} (EN) t _{OFF} (EN)	85 150	125 225 65	85 150	125 225 65	ns typ ns max ns typ	$V_S = +5 \text{ V}$; T est C ircuit 6 $R_L = 300 \Omega$, $C_L = 35 \text{ pF}$; $V_S = +5 \text{ V}$; T est C ircuit 7 $R_L = 300 \Omega$, $C_L = 35 \text{ pF}$;
C harge Injection	20	150	20	150	ns max pC typ	$V_S = +5 \text{ V}$; T est C ircuit 7 $V_S = 0 \text{ V}$, $R_S = 0 \Omega$, $C_L = 10 \text{ nF}$; T est C ircuit 8
OFF Isolation	-75		-75		dB typ	$R_L = 1 \text{ k}\Omega$, $f = 100 \text{ kH z}$; $V_{EN} = 0 \text{ V}$; T est Circuit 9
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 1 \text{ k}\Omega$, $f = 100 \text{ kH z}$; T est Circuit 10
C _S (OFF) C _D (OFF)	11		11		pF typ	f = 1 M H z f = 1 M H z
ADG 408 ADG 409 C _D , C _S (ON)	40 20		40 20		pF typ pF typ	f = 1 M H z
ADG 408 ADG 409	54 34		54 34		pF typ pF typ	
POWER REQUIREMENTS I _{DD} I _{SS}		1 5 1		1 5 1	μΑ typ μΑ max μΑ typ	$V_{IN} = 0 \text{ V}, V_{EN} = 0 \text{ V}$
I _{DD}	100 200	5	100 200	5	μΑ typ μΑ max μΑ typ μΑ max	$V_{1N} = 0 \text{ V}, V_{EN} = 2.4 \text{ V}$

-2-REV. 0

 $^{^1}$ T emperature ranges are as follows: B Versions: -40 °C to +85 °C; T Versions: -55 °C to +125 °C. 2 G uaranteed by design, not subject to production test.

Specifications subject to change without notice.

SINGLE SUPPLY¹ (V_{DD} = +12 V, V_{SS} = 0 V, GND = 0 V, unless otherwise noted)

	B Version -40°C to		T Version -55°C to			
Parameter	+25°C	+85°C	+25°C	+125°C	Units	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range R _{ON}	90	0 to V _{DD}	90	0 to V _{DD}	V Ω typ	$V_D = +3 \text{ V}, +10 \text{ V}, I_S = -1 \text{ mA}$
LEAKAGE CURRENTS Source OFF Leakage I _S (OFF) Drain OFF Leakage I _D (OFF) ADG 408 ADG 409 Channel ON Leakage I _D , I _S (ON) ADG 408 ADG 409 DIGITAL INPUTS Input High Voltage, V _{INH}	±0.5 ±1 ±1 ±1 ±1	±50 ±100 ±50 ±100 ±50	±0.5 ±1 ±1 ±1 ±1	±50 ±100 ±50 ±100 ±50	nA max nA max nA max nA max V min	$V_D = 8 \text{ V/0 V}, V_S = 0 \text{ V/8 V};$ T est C ircuit 2 $V_D = 8 \text{ V/0 V}, V_S = 0 \text{ V/8 V};$ T est C ircuit 3 $V_S = V_D = 8 \text{ V/0 V};$ T est C ircuit 4
Input Low Voltage, V _{INL} Input Current I _{INL} or I _{INH} C _{IN} , Digital Input Capacitance	8	0.8 ±10	8	0.8 ±10	V max μA max pF typ	$V_{IN} = 0$ or V_{DD} f = 1 M H z
DYNAMIC CHARACTERISTICS ² t _{TRANSITION}	130		130		ns typ	$R_L = 300 \ \Omega, C_L = 35 \ pF;$ $V_{S1} = 8 \ V/0 \ V, V_{S8} = 0 \ V/8 \ V;$ $T \ est \ C \ ir \ cuit \ 5$
topen	10		10		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
ton (EN)	140		140		ns typ	$V_S = +5 V$; T est Circuit 6 $R_L = 300 \Omega$, $C_L = 35 pF$;
t _{off} (EN)	60		60		ns typ	$V_S = +5 \text{ V}$; T est Circuit 7 $R_L = 300 \Omega$. $C_L = 35 \text{ pF}$;
C harge Injection	5		5		pC typ	$V_S = +5 \text{ V}$; T est Circuit 7 $V_S = 0 \text{ V}$, $R_S = 0 \Omega$. $C_L = 10 \text{ nF}$;
OFF Isolation	-75		-75		dB typ	Test Circuit 8 $R_L = 1 \text{ k}\Omega$, $f = 100 \text{ kH z}$;
Channel-to-Channel Crosstalk	85		85		dB typ	$V_{EN} = 0 \text{ V}$; T est Circuit 9 $R_L = 1 \text{ k}\Omega$, $f = 100 \text{ kH z}$;
C _s (OFF)	11		11		pF typ	Test Circuit 10 f = 1 M H z
C _D (OFF) ADG 408 ADG 409	40 20		40 20		pF typ pF typ	f = 1 M H z
C _D , C _S (ON) ADG 408 ADG 409	54 34		54 34		pF typ pF typ	f = 1 M H z
POWER REQUIREMENTS		1		1	u A two	V -0V V -0V
I _{DD}	100 200	1 5 500	100 200	1 5 500	μΑ typ μΑ max μΑ typ μΑ max	$V_{IN} = 0 \text{ V}, V_{EN} = 0 \text{ V}$ $V_{IN} = 0 \text{ V}, V_{EN} = 2.4 \text{ V}$

REV. 0 -3-

 $^{^1}$ T emperature ranges are as follows: B Versions: -40°C to +85°C; T Versions: -55°C to +125°C. 2 G uaranteed by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V _{DD} to V _{SS} +44 V V _{DD} to GND0.3 V to +25 V V _{SS} to GND+0.3 V to -25 V
V_{SS} to GND
Whichever Occurs First Continuous Current, S or D
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle max) 40 mA Operating T emperature Range
Industrial (B Version)40°C to +85°C
Extended (T Version)55°C to +125°C Storage T emperature R ange65°C to +150°C
Junction T emperature+150°C
C erdip Package, Power Dissipation
L'ead T'emperature, Soldering (10 sec) +300°C
Plastic Package, Power Dissipation
L'ead T emperature, Soldering (10 sec) +260°C
SOIC Package, Power Dissipation
L'ead T emperature, Soldering
Vapor Phase (60 sec)
Infrared (15 sec) +220°C

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time. ²O vervoltages at A, EN, S or D will be clamped by internal diodes. C urrent should

be limited to the maximum ratings given.

ORDERING INFORMATION

Model ¹	Temperature Range	Package Option ²
AD G 408BN	-40°C to +85°C	N-16
AD G 408BR	-40°C to +85°C	R-16A
AD G 408T Q	-55°C to +125°C	Q-16
ADG409BN	-40°C to +85°C	N -16
ADG409BR	-40°C to +85°C	R -16A
ADG409TQ	-55°C to +125°C	Q -16

NOTES

¹To order MIL-STD-883, Class B processed parts, add /883B to T grade part

²N = Plastic DIP; R = 0.15" Small Outline IC (SOIC); Q = Cerdip.


CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although these devices features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4-REV. 0

PIN CONFIGURATIONS (DIP/SOIC)



ADG408 Truth Table

A2	A1	Α0	EN	ON SWITCH
Χ	Х	Х	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	1	0	1	6
1	1	1	1	8

ADG409 Truth Table

Al	Α0	EN	ON SWITCH PAIR
Χ	Х	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

TERMINOLOGY

$\overline{V_{DD}}$	M ost positive power supply potential.
V_{SS}	M ost negative power supply potential in dual supplies. In single supply applications, it may be connected to ground.
GND	Ground (0 V) reference.
R _{ON}	Ohmic resistance between D and S.
ΔR_{ON}	Difference between the R _{ON} of any two channels.
I _S (OFF)	Source leakage current when the switch is off.
I _D (OFF)	Drain leakage current when the switch is off.
$I_D, I_S (ON)$	C hannel leakage current when the switch is on.
$V_D (V_S)$	Analog voltage on terminals D , S.
C _S (OFF)	C hannel input capacitance for "OFF" condition.
C _D (OFF)	C hannel output capacitance for "OFF" condition.
$C_D, C_S(ON)$	"ON" switch capacitance.
CIN	Digital input capacitance.
t _{ON} (EN)	D elay time between the 50% and 90% points of the digital input and switch "ON" condition.
t _{OFF} (EN)	D elay time between the 50% and 90% points of the digital input and switch "OFF" condition.
t _{transition}	D elay time between the 50% and 90% points of the digital inputs and the switch "ON" condition when switching from one address state to another.
t _{OPEN}	"OFF" time measured between the 80% point of both switches when switching from one address state to another.
VINL	M aximum input voltage for logic "0."
VINH	M inimum input voltage for logic "1."
I _{INI} (I _{INH})	Input current of the digital input.
Crosstalk	A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "OFF" channel.
C harge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
I_{DD}	Positive supply current.
I _{SS}	N egative supply current.

REV. 0 -5-

Typical Performance Characteristics




Figure 1. R_{ON} as a Function of V_D (V_S): Dual Supply Voltage




Figure 2. R_{ON} as a Function of V_D (V_S) for Different Temperatures




Figure 3. Leakage Currents as a Function of V_D (V_S)




Figure 4. R_{ON} as a Function of V_D (V_S): Single Supply Voltage




Figure 5. R_{ON} as a Function of V_D (V_S) for Different Temperatures




Figure 6. Leakage Currents as a Function of V_D (V_S)

-6- REV. 0




Figure 7. Switching Time vs. V_{IN} (Bipolar Supply)




Figure 8. Switching Time vs. Single Supply




Figure 9. Positive Supply Current vs. Switching Frequency




Figure 10. Switching Time vs. V_{IN} (Single Supply)




Figure 11. Switching Time vs. Bipolar Supply




Figure 12. Negative Supply Current vs. Switching Frequency

REV. 0 -7-






Figure 13. Off Isolation vs. Frequency

Figure 14. Crosstalk vs. Frequency


Test Circuits




Test Circuit 1. On Resistance



Test Circuit 3. I_D (OFF)




Test Circuit 2. I_S (OFF)




Test Circuit 4. I_D (ON)


-8- REV. 0



Test Circuit 5. Switching Time of Multiplexer, t_{TRANSITION}




Test Circuit 6. Break-Before-Make Delay, t_{OPEN}




Test Circuit 7. Enable Delay, t_{ON} (EN), t_{OFF} (EN)


REV. 0 -9-



Test Circuit 8. Charge Injection



Test Circuit 9. OFF Isolation




Test Circuit 10. Channel-to-Channel Crosstalk

-10- REV. 0


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


Plastic DIP (N-16)



Cerdip (Q-16)



SO (Narrow Body) (R-16A)



REV. 0 -11-